Static bus schedule aware scratchpad allocation in multiprocessors
نویسندگان
چکیده
منابع مشابه
NBTI-Aware Data Allocation Strategies for Scratchpad Based Embedded Systems
While performance and power continue to be important metrics for embedded systems, as CMOS technologies continue to shrink, new metrics such as variability and reliability have emerged as limiting factors in the design of modern embedded systems. In particular, the reliability impact of pMOS negative bias temperature instability (NBTI) has become a serious concern. Recent works have shown how c...
متن کاملBus-Aware Static Instruction SPM Allocation for Multicore Hard Real-Time Systems
Over the past years, multicore systems emerged into the domain of hard real-time systems. These systems introduce common buses and shared memories which heavily influence the timing behavior. We show that existing WCET optimizations may lead to suboptimal results when applied to multicore setups. Additionally we provide both a genetic and a precise Integer Linear Programming (ILP)-based static ...
متن کاملBus-Based COMA - Reducing Traffic in Shared-Bus Multiprocessors
A problem with bus-based shared-memory multiprocessors is that the shared bus rapidly becomes a bottleneck in the machine, effectively limiting the machine size to somewhere between ten and twenty processors. We propose a new architecture, the Bus-Based COMA (BB-COMA) that addresses this problem. Compared to the standard UMA architecture, the BB-COMA has lower requirements on bus bandwidth. We ...
متن کاملA Timing Requirements-Aware Scratchpad Memory Allocation Scheme for a Precision Timed Architecture
The precision timed architecture presents a real-time embedded processor with instruction-set extensions that provide precise timing control via timing instructions to the programmer. Programmers not only describe their functionality using C, but they can also prescribe timing requirements in the program. We target this architecture and present a static scratchpad memory allocation scheme that ...
متن کاملReducing Coherence Overhead in Shared-Bus Multiprocessors
To reduce the overhead of cache coherence enforcement in shared-bus multiprocessors, we propose a self-invalidation technique as an extension to write-invalidate protocols. The technique speculatively identi es cache blocks to be invalidated and dynamically determines when to invalidate them locally. We also consider enhancing our selfinvalidation scheme by incorporating read snar ng, to reduce...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ACM SIGPLAN Notices
سال: 2011
ISSN: 0362-1340,1558-1160
DOI: 10.1145/2016603.1967680